An ultra-deep (40-120 µm) keyhole-free electrical isolation trench with an aspect ratio of more than 20:1 has been fabricated. The process combines DRIE (deep reactive ion etch), LPCVD insulating materials refilling and TMAH or KOH backside etching technologies. Employing multi-step DRIE with optimized etching conditions and a sacrificial polysilicon layer, the keyholes in trenches are prevented; as a result the mechanical strength and reliability of isolation trenches are improved. Electrical tests show that such an isolation trench can electrically isolate the MEMS structures effectively from each other and from on-chip detection circuits. The average resistance in the range of 0-100 V is more than 10 12 , and the breakdown voltage is above 205 V. This technology has been successfully employed in the fabrication of the monolithic integrated bulk micromachining MEMS gyroscope.
Introduction
The monolithic integration of micromechanical devices with their driving, controlling and signal processing electronics promises to improve system performance as well as lower packaging cost [1, 2] . Surface integrated micromachined sensors with on-chip read-out circuits have been reported [3, 4] , but the proof mass is usually small for the limitation of this process, which results in weak output signal. Moreover, such devices suffer from thin-film residual stress and the stiction problem. Bulk micromachined sensors, which have high-aspect-ratio microstructures, can provide large proof mass, high sensitivity and good mechanical stability. However, integrating bulk MEMS structures with microelectronic circuits on a single chip is difficult in fabrication. In particular, a major difficulty is to electrically isolate the MEMS structures from each other and from the electronics while still maintaining a robust mechanical connection. Some efforts to insulate a moveable microstructure from a fixed structure have been reported [5] [6] [7] . However, ultra-deep isolation trenches (over 50 µm) have rarely been reported. Silicon-on-insulator (SOI) wafers are used to achieve electrical isolation in a certain report [7] , but the footing effect and keyhole remains a problem.
In the previous studies, we developed a CMOS compatible process (IBMIT process) for high-aspect-ratio integrated silicon microstructures [8] . In that process, ultra-deep and high-aspect-ratio electrical isolation trenches electrically isolate the MEMS structures from each other and from the electronics while maintaining a mechanical connection. However, the conventional methods of refilling the isolation trenches have significant problems regarding the mechanical integrity. For example, the keyholes can always be found in the trench, which is highly undesirable because it may significantly reduce the mechanical strength and reliability of the trench. The keyhole formation may be reduced using condyles, which are areas along the length of the trench with an increased trench width, enabling deposition material to travel down and laterally into the keyholes [9] . However, this technique generates bigger keyholes in the lateral ends Fabrication of keyhole-free ultra-deep high-aspect-ratio isolation trench and its applications of the trench, which brings difficulties for the following processes. This paper reports a new method of forming a robust mechanical isolation combining DRIE etching of an ultra-deep (40-120 µm) and high-aspect-ratio (more than 20:1) keyholefree electrical isolation trench, LPCVD insulating materials refilling and TMAH or KOH backside etching technologies. By using polysilicon as a sacrificial layer to widen the trench opening, keyholes in the trench are prevented. This electrical isolation trench has been successfully used to fabricate a monolithic integrated bulk micromachined gyroscope. Figure 1 shows the basic fabrication process flow of the electrical isolation trench, which combines DRIE silicon trench etching, LPCVD insulating materials refilling and TMAH or KOH backside etching. The process begins with 4 inch, 5-8 cm, single crystal 100 silicon wafers. First, a 3-4 µm wide, 80-100 µm deep high-aspect-ratio silicon trench is etched with the STS silicon deep reactive ion etcher (DRIE) ( figure 1(a) ). Second, 0.5-1 µm LPCVD SiO 2 and 2-3 µm LPCVD polysilicon are refilled in the trench. The total thickness of the refilling materials should be greater than one half of the trench width in order to fill the trench completely ( figure 1(b) ). The excrescent polysilicon on the surface is removed with a photoresist-assistant etch-back technology, and a 0.5-1 µm LPCVD SiO 2 layer is deposited on the wafer surface. Finally, silicon is etched by TMAH or KOH solution from the wafer backside until the isolation trench bottom is exposed. After backside etching, both sides of the isolation trench are electrically isolated ( figure 1(c) ).
Fabrication and results
The results showed that the keyhole existed in the trench when a standard DRIE process is employed ( figure 1(d ) ). The reason is that the trench etched with the standard recipe normally has vertical sidewalls and the trench opening is distinctly narrower than the other part of the trench after DRIE. Consequently, the refilling material accumulates at the trench opening in the following process, so the trench opening is always closed first. Therefore, the keyhole is formed in the trench. If the trench has a slightly negative-slope sidewall, the case will be worse. In order to eliminate keyhole formation, a trench with smooth and slightly positive-slope sidewalls is required. The method of fabricating an ultra-deep and highaspect-ratio electrical isolation trench that can be completely refilled without a keyhole will be discussed below.
Trench profile control with DRIE
This work is carried out with STS ICP (inductively coupled plasma) DRIE equipment.
The etch system uses the high-aspect-ratio Si etch (HARSE) process, ensuring the achievement of features with high vertical aspect ratio, anisotropic profiles, high Si etch rates and good dimensional precision [10, 11] . In order to refill the trench completely, the trench profile has to be carefully controlled using DRIE. Therefore, experiments have been carried out to fabricate the silicon trenches with a satisfactory profile. Many variables can tailor trench profile in the ICP system of STS, such as SF 6 /C 4 F 8 flow rate, etching/passivation active time, electrode power and automatic pressure control valve (APC) orientation [12, 13] . Our effect focuses on changing the passivation/etching cycling time. The experimental results show that the profile of trenches can be efficiently adjusted by calibrating the passivation/etching time configuration in one cycle.
A SEM picture of the trenches is shown in figure 2, demonstrating profile control with different passivation/ etching time configurations. The trenches are etched in three sequential etching steps, with passivation/etching time configurations of 7s/7s, 7s/9s and 7s/5s, respectively. The duration of each step is 5 min. The profile of the trenches first maintained vertical (a), then became wider (b) in the second step and became narrower (c) in the third step. The profile differences come from the mechanism of the time multiplexed deep etching (TMDE) technique. TMDE utilizes an etching cycle flowing SF 6 and then switches to a sidewall passivation cycle using C 4 F 8 . In the TMDE process, an inhibiting film is firstly deposited on both the surface of the sidewall and the bottom of the trenches. During the subsequent etching cycle, the passivation film is completely removed from the bottom of the trenches due to directional ion bombardment, and silicon is etched by the etchant, while the sidewalls are prevented from etching by the passivation layer. Deep anisotropic etching can be realized with such repeated cycles.
In practice, the ion flux that arrives at the middle of the trench bottom is larger than the bottom margin [14] . Thus, the passivation film and silicon at the middle of the trench bottom are etched firstly in the etching cycle, and then the passivation film and silicon at the bottom margin are etched. For instance, as shown in figure 3 , the passivation film and silicon margin are etched from point A to point C as the etch time increases in the etching cycle. To obtain a vertical profile (along line b), the process should be switched to the passivation cycle immediately, as soon as the passivation film margin point B is right beneath the position where the film has been etched in the previous etching cycle. If the etch time is reduced, the profile will be a V shape (along line a), and if the etch time is increased, a reentrant shape will be realized (along line c). The passivation/etching time configuration in one cycle can reflect the balance between etching and inhibiting the sidewall. Therefore, the trench profile can be tailored by changing the passivation/etching time configuration.
Utilizing the profile-control technique, we achieved an ultra-deep trench with a reasonably smooth V-shape profile, which is critical for the future refilling ( figure 4(a) ). The trench is 3.7 µm wide and 95 µm deep. In order to obtain a reasonably smooth V-shape profile, which is suitable to be refilled completely, we use a 7s/6s passivation/etching time configuration for the first 40 min. As the trench is very narrow, the etching ion transportation in the trench will be very difficult when the depth becomes more than about 50 µm. If the 7s/6s passivation/etching time configuration is still used after 40 min etching, fewer etching ions can arrive at the trench bottom, so the trench bottom will be very sharp, which may reduce the reliability and stability of the isolation trench after refilling. Therefore, we changed the passivation/etching time configuration to 7s/7s for another 20 min etching. However, the keyhole still exists in the trench using the process described, above although the silicon trench already has the slightly positive slope sidewalls ( figure 4(b) ). The reason is that the trench opening is distinctly narrower than the other part of the trench; therefore, it is closed before the trench is refilled completely. It can be seen in figure 4(a) that the narrowing happens only in the first 1-3 µm deep position. To overcome this phenomenon, we develop an improved method of enlarging the trench in the first 1-3 µm, which will be discussed in detail in the following section.
Trench opening adjustment
The improved fabrication process to enlarge the trench opening is shown in figure 5 . In this process, before etching and refilling the trench, an oxide layer is deposited and patterned, whose width is a little larger than the trench width ( figure  5(a) ). The oxide layer acts as a dry etch stop layer when removing the polysilicon layer, which will be described later. A LPCVD polysilicon layer (1-3 µm thick) is then deposited on the oxide layer and patterned ( figure 5(b) ), in alignment with the pattern on the oxide layer. The polysilicon is chosen because the DRIE etching characteristic of polysilicon and the single crystal silicon is almost the same. The polysilicon layer and single crystal silicon are etched with DRIE with one mask. As shown in figure 5(c) , the narrowing only occured in the polysilicon layer and the silicon trench opening under the oxide layer is obviously widened compared to the polysilicon layer opening. Finally, the polysilicon layer and oxide layer are removed by DRIE and BOE solution, respectively ( figure 5(d ) ). Using these additional processes, the silicon trenches are refilled by LPCVD SiO 2 and polysilicon very well without any keyholes. We developed another simple method of enlarging the trench opening without first patterning the oxide layer: the oxide layer is 'patterned' using the polysilicon as a mask in a wet process using BOE after etching the polysilicon down to the oxide. However, the trench narrowing will occur at the single crystal surface after DRIE instead of at the polysilicon surface, because the oxide layer will act as a mask under polysilicon during DRIE etching of the single crystal silicon. We had tried to over etch the oxide layer to widen the oxide opening, but the cavity appeared on the interface of polysilicon and silicon during DRIE. The cavity will make the surface uneven after removing the polysilicon, so we developed the method in this paper, which initially lithographically patterns the oxide layer. Figure 6 shows a SEM photomicrograph of the deep silicon trenches etched by DRIE with a sacrificial layer on the surface to enlarge the trench opening in the improved fabrication process. The trench is etched by DRIE with 7s/6s for 40 min plus 7s/7s for 20 min passivation/etching time configurations. The LPCVD polysilicon layer is 3.6 µm thick and the thickness of the oxide layer is 0.4 µm. As shown in this photograph, no narrowing took place in the single crystal silicon trench, so the trench can be refilled completely after the sacrificial layer is removed. Figure 7 (a) shows a SEM photomicrograph of the deep silicon trench after the sacrificial polysilicon layer and oxide layer are removed, while figure 7(b) shows the keyhole-free isolation trench refilled with LPCVD SiO 2 and polysilicon. As shown in figure 7(a) , the trench opening is widened from 3.7 µm ( figure 4(a) ) to 4.6 µm in the improved fabrication process. The trench opening is wider than all other parts of the trench and the trench sidewall has a positive slope. No keyhole is observed in any part of the trench after being refilled with LPCVD 0.5 µm SiO 2 and 3 µm polysilicon. The mechanical strength and reliability of the isolation trench are significantly increased by this improved fabrication process. 
Measurement
After the silicon trenches are refilled with oxide and polysilicon, they are wet etched in TMAH or KOH solution from the wafer backside. Figure 8 shows the cross-sectional view of two electrical isolation trenches whose bottoms are exposed from the wafer backside. As shown in this photograph, the structure region and circuit region are electrically isolated from each other by the refilled and backside etched isolation trenches.
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Circuit region Structure region Figure 8 . A cross-sectional view of two electrical isolation trenches whose bottoms were exposed from the wafer backside. To test the electrical performance of the isolation trenches, a test structure was designed with metal bond pads on the n + implanted Si to realize ohmic contact to the Si substrate. We put the probes on the metal bond pads of both trench sides for electrical tests. The I-V relationship (shown in figure 9 ) of the electrical isolation trenches is measured with a HP4156b. The result shows that the average resistance between 0 and 100 V is more than 10 12 , but resistance decreases slightly with an increase in voltage. The current-voltage performance is not tested above 100 V, because it is beyond the capability of the HP4156b. The breakdown voltage is above 205 V tested with a QT2 transistor plotter. Thus the isolation trench structure has good electrical isolation performance.
Applications
The deep isolation trench can be used in the thermal isolation of small-scale high temperature devices [15] , the A high-aspect-ratio MEMS sensor with integrated CMOS circuits is depicted in figure 10 . The integrated sensor structure consists of three parts: the mechanical structure, the circuit and the electrical isolation structure. A very important issue in this integrated technology is using deep electrical isolation trenches to isolate different mechanical elements from each other and from the circuit region. Figure 11 is the process flow of the integrated technology. First, deep and high-aspectratio silicon trenches are etched with DRIE between the circuit region and the structure region. The trench depth depends on the height of the MEMS device structure. The silicon trench is refilled by LPCVD SiO 2 and polysilicon. In order to reduce the parasitic capacitance of the isolation trenches, a wide trench, low dielectric coefficient refilling material SiO 2 , and double trenches are adopted in this work. After electrical isolation trenches are fabricated, the trench and structure region are etched from the wafer backside to expose the trench bottom using TMAH solution ( figure 11(a) ). We can control the etch time to ensure that the trench bottom is exposed completely and the desired proof mass thickness is obtained. CMOS circuits are then fabricated in the circuit region by conventional CMOS processing ( figure 11(b) ). Finally, the structures are etched and released with DRIE using a thick photoresist as a mask ( figure 11(c) ).
The isolation trench technology has been used in the fabrication of a monolithic integrated bulk micromachined gyroscope with high performance. As the work is still in its early stage of development, a gyroscope is integrated with diodes and capacitors only, which are the key components of a preamplifier. However, the basic process is the same with the future CMOS integration. Figure 12 is a SEM front close-up view of the integrated bulk gyroscope utilizing the improved isolation trench technology. As shown in this figure, sensing combs are electrically isolated by the isolation trenches from each other and from the on-chip electronics (diodes and capacitors). The gyroscope is 3 mm × 3 mm in size and has a 80 µm thick single-crystal silicon structure. The comb fingers and cantilevers are 5 µm wide, and the gap between comb figures is 3 µm. Figure 13 shows a close-up view of the isolation trench bottom, which is exposed by TMAH solution from the wafer backside. Figure 14 shows a close-up view of the isolation trench surface. Al lines cross the isolation trench surface to electrically interconnect the structure region and the circuit region.
This isolation trench can also be applied for post-CMOS bulk integration of MEMS sensors. In the post-CMOS process, circuits are fabricated on the silicon wafer firstly without any MEMS or other process steps. Therefore, low-cost, conventional silicon foundry services can be used. In this process, the CMOS circuits are firstly fabricated in the circuit region by conventional CMOS processing, and then isolation trenches are fabricated by DRIE, low temperature refilling (LTO or PECVD SiO 2 ) and backside etching. The processing temperatures are all below 420
• C, which will not damage the circuits. After opening contact holes, and depositing and patterning aluminum for interconnection, the structures are etched and released by DRIE. 
Conclusion
Combining DRIE trench etching, LPCVD insulating materials refilling and TMAH or KOH backside etching technologies, we have developed a novel isolation technology for monolithic integration of bulk micromechanical devices. Utilizing multi-step DRIE with different passivation/etching time configurations, we achieved an ultra-deep trench with a reasonably smooth V-shape profile, and the trench opening is enlarged by employing a sacrificial polysilicon layer. Using these techniques, the ultra-deep trench is refilled completely, and no keyhole is observed in the trench. The isolation trench structure can be used to mechanically connect, but electrically isolate, two structures in the monolithic bulk integration MEMS sensors. Test results show that such electrical isolation trench structure has good electrical isolation performance. The structure has been successfully used in the fabrication of high performance integrated bulk micromachined gyroscopes.
